This is fairly straightforward. We translate VOPs into instruction sequences on a per-block basis.
After code generation, the VMR representation is gone. Everything is represented by the assembler data structures.